AN EXPERIMENT ON UART ENABLED BUILT-IN-SELF-TEST USING VERILOG
ABSTRACT: Asynchronous serial communication is generally implemented by the asynchronous transmitter (UART) of the universal receiver, normally used to alternate information of short and low speed between the processor and peripherals. The UART allows the connection of serial full-duplex messages and is used in data communication and in the operating system. It is necessary to execute the UART function in only one or a few chips. In addition, design systems without full testability are open to the increasing possibility of product failures and loss of market opportunities. It is also necessary to ensure that the data transfer is error-proof. This project focuses on the introduction of the integrated self-test (BIST) and the status register of the UART. The basic idea is to reduce as much as possible the alternation between the test models. In this approach, the patterns to change a single input generated by a counter and a gray code generator are Exclusive-ORed with the seed generated by the linear displacement recorder with linear feedback LP-LFSR. The 8-bit UART with state register and BIST module is encoded in Verilog HDL and synthesized and simulated with Xilinx XST and ISim version 14.4 and implemented in FPGA.
Keywords: – BIST Architecture, UART Tx,
UART Rx, LFSR, VLSI testing.
The electronics industry has achieved phenomenal growth in the last two years
For decades, mainly due to the rapid progress of integration technologies, the design of large-scale systems, in short, due to the arrival of the VLSI. The number of applications of integrated circuits in high performance computing, telecommunications and consumer electronics continued to increase, and at a very fast pace. Generally, the required computing power (or, in other words, intelligence) of these applications is the driving force for the rapid development of that field. It provides an overview of key trends in information technology in the coming decades. The latest technologies (such as low-bit-rate videos and cellular communication) already offer end users some computing power and portability. This trend should continue, with very important implications for VLSI and system design. One of the key features of information services is the growing need for very high processing power and bandwidth (for example, video processing in real time). Another important feature is that information services are increasingly customized (as opposed to collective services such as broadcasting), which means that devices need to be smarter to meet individual needs at the same time they must be portable to allow more flexibility/mobility.
Integration on a very large scale (VLSI) is the process of creating integrated circuits, combining thousands of circuits based on transistors on a single chip. The VLSI began in the 70s, when complex semiconductor and communication technologies were developed. The microprocessor is a VLSI device. The term is no longer as common as before, because chips have increased in complexity in the hundreds of millions of transistors.
The BIST architecture consists of visualizing the Standard Generator (TPG), the circuit to be tested (CUT), the way of examining the results (TRA) and a way to analyze these results (BCU) and also LFSR to simplify. compress and manipulate. The CUT could be designed as an architecture of a memory device to test errors. The error address can be detected and compared with the comparator for the analysis of all relevant circuits.
Figure 1: Block diagram of BIST architecture
The LFSR generates the feedback values of each flip-flop for new CUT architecture. The level of recognition can be difficult to identify the error and may require a long process. The process can be used for all authorized and unauthorized data. The BIST driver can be easily controlled as device details for the new architecture for more details. The analysis of the test response can be considered for the UART transmission and the form of the reception data of each bit. The results of the test can detect the error address and then consume all the details as a database and identify the error address and show the details. This could be a waveform process of the simulation level.
A universal asynchronous receiver / transmitter, abbreviated as UART, is a hardware device that converts data between characters (usually bytes) in a computer and an asynchronous serial communication format that encapsulates these characters between the initial and final bits.
The UART architecture contains the transmitter and the receiver. This can contain and load buffer data for all read and write operations. The data is transmitted via this serial communication to obtain the correct information on the outputs.
Figure 2: Block diagram of UART Architecture
In UART communication, two UARTs communicate directly with each other. The UART transmission converts parallel data from a control device, such as a serial CPU, sends them in series to the receiving UART, which then converts the serial data into data parallel to the receiving device. Only two cables are needed to send data between two UARTs. The data flow from the Tx pin of the sending ART to the Rx pin of the receiving UART
Figure 3: UART communiatiion
The universal asynchronous receiver / transmitter (UART) receives data bytes and sends the individual bits in sequence. At the destination, a second UART groups the bits into complete bytes. Each UART contains a shift register, the basic method for converting between serial and parallel modules. Serial transfer of digital information (bits) via a single cable or other means is less expensive than parallel transmission via multiple cables.
IV. SIMULATION RESULTS
The simulation of the UART BIST architecture can be done through the Xilinx ISE using the VERLOG HDL. Checking the data address bits can also be done using this simulation and the waveform can be verified using MODELSIM.
Figure 4: Architecture of UART
Figure 5: Waveform of UART architecture
Figure5: Architecture of BIST
Figure 7: Waveform of BIST architecture
Figure 8: Architecture of LFSR
This document presents the UART-based BIST architecture using VERLOG HDL. Most researchers have been used to implement this VERILOG test algorithm for stable, compact and reliable transmission. The structural details have been recognized and can be integrated into the chip could be easier. The UART transmission could be used relatively on all devices for reliable transmission of data from the structure in which it could be converted and tested as a generation of bit files. This design function can be adopted as technical conservation data for communication. The BIST controller as a device is used as efficient bit generation for the chip implementation.
1 Mohd Yamani Idna Idris, Mashkuri Yaacob, Zaidi Razak, “A VHDL Implementation of UART Design with BIST capability”
2 Dr. T.V.S.P. Gupta, Y. Kumari, M.Asok Kumar”UART realization with BIST architecture using VHDL” International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol.3, Issue 1, January -February 2013, pp.636-640
3 M.S. Harvey,Generic UART Manual,Silicon Valley,December 1999.
4 P. J. Anderson , “The designer’s guide to VHDL” , Morgan Kaufman , 2nd edition, 2002.
5 Neil H.E. Weste, Kim Haase, David Harris , A. Banerjee , “CMOS VLSI Design: A circuits and Systems Perspective”, Pearson Education.
6 K. Zarrineh, and S. J. Upadhyaya, “On programmable memory built-in self test architectures”, Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings , 1999, pp. 708 -713.
7. Fang Yi-yuan and Chen Xue-jun, “Design and Simulation of UART Serial Communication Module Based on VHDL”, in the proceedings of 3rd International Workshop on Intelligent Systems and Applications (ISA), IEEE, May 2011, DOI: 10.1109/ISA.2011.5873448, pp.1-4.
8 Shikha Kakar, Balwinder Singh , and Arun Khosla ” Implementation of BIST Capability using LFSR Techniques in UART ” , International Journal of Recent Trends in Engineering ,Vol 1, No. 3, May 2009
9 Dr. T.V.S.P.Gupta, Y. Kumari , M. Ashok Kumar, ” UART realization with BIST architecture using VHDL ” International Journal of Engineering Research and Applications (IJERA) ISSN: 2248- 9622 www.ijera.com Vol. 3, Issue 1, January – February 2013, pp.636-640